

Casas 4: 0796 v 60 360 7026 W Dobo or out one of 05-375 File de 06 02 76 12 70 20 70 7 Paga o 2e 2f 36 737 Case 1:06-cv-00025 Document 297 Filed 06/22/2007 Page 1 of 13 1 TEKER TORRES & TEKER, P.C. 130 Aspinall Avenue-Suite 2A 2 Hagátña, Guam 96910 Telephone: (671) 477.9891 3 Facsimile: (671) 472.2601 FILED 4 UNPINGCO & ASSOCIATES, LLC 777 Route 4, Suite 12B 5 DISTRICT COURT OF GUAM Sinajana, Guam 96910 Telephone: (671) 475.8545 JUN 22 2007 6 Facsimile: (671).475.8550 MARY L.M. MORAN 7 SHORE CHAN BRAGALONE LLP CLERK OF COURT Suite 4450 8 325 N. St. Paul Street Dallas, Texas 75201 9 Telephone: (214) 593-9110 Facsimile: (214) 593-9111 10 Attorneys For Plaintiffs 11 Nanya Technology Corp. and Nanya Technology Corp. U.S.A. 12 13 IN THE DISTRICT COURT OF GUAM 14 15 NANYA TECHNOLOGY CORP. AND Case No. CV-06-00025 NANYA TECHNOLOGY CORP. U.S.A., 16 Plaintiffs, DECLARATION OF JOSEPH C. 17 v. RAZZANO IN SUPPORT OF 18 PLAINTIFFS' SUR-REPLY TO **FUJITSU LIMITED AND FUJITSU** DEFENDANT'S MOTION TO DISMISS 19 MICROELECTRONICS AMERICA, INC., 20 Defendants. 21 I, JOSEPH C. RAZZANO, hereby declare as follows: 22 l. My name is Joseph C. Razzano. I am over the age of 21 and am competent to make this 23 Declaration. 24 2. All of the statements set forth herein are true and correct and are based on my personal 25 knowledge. 26 27 3. I am an attorney of record for Plaintiffs, Nanya Technology Corporation and Nanya 28 Technology Corp. U.S.A. ("Nanya" collectively herein), in the above-captioned and titled cause. DECLARATION OF JOSEPH C. RAZZANO PAGE 1

On June 20, 2007, I visited Atkins Kroll and confirmed that Toyota Part No. 83291

corresponds to the Toyota Prius instrument console. I verified with the Parts Department that Part No.

10.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24


25


26

27

	CaSas 4: 01796 v 0036070226 W Document 2015-375 File ille 01602761270020707 Pagage of 01737 Case 1:06-cv-00025 Document 297 Filed 06/22/2007 Page 3 of 13
1	83291 is currently available for sale. The Part Number includes a device bearing Fujitsu Part No.
2	MB90583C and it is my understanding that this is a Fujitsu 16 Bit Micro-Controller, which
3	incorporates Semi-conductor structures that infringe the Nanya Patents-in-suit. See Exhibit "C". I
4	contacted Toyota Sales Department and confirmed that the Prius has been sold on Guam since 1998 in
5 6	varying quantities between two (2) to four (4) cars per month.
7	Pursuant to 28 U.S.C. § 1746, I declare under penalty of perjury that the foregoing is true and
8	correct.
9	EXECUTED on June 22, 2007.
10	
11	Merles C. Harris
12	JOSEPH C. RAZZANO
13	
14	
15	
16 17	
17	
19	
20	
21	
22	
23	
24	
25	
26	
27	
28	

EXHIBITA






Case 1:06-cv-00025

Document 297

Filed 06/22/2007

Page 8 of 13


EXHIBIT B




Calsas 4e: 01796 v e 0366 70226 W Dalbourousen te 0510 15-3375 Fill Eidle 06/0276 1/270/2070 7 Pagas g te 11 df 05/737











CaSas4: 01796ve0/36/070226W Documente/6/05-375 Fileide/6/02/6/12/0/2070 Page 1310f 6/f737 Case 1:06-cv-00025 Document 297 Filed 06/22/2007 Page 12 of 13

EXHIBIT C





1 UNITED STATES DISTRICT COURT DISTRICT OF GUAM 2 3 NANYA TECHNOLOGY CORP. and Case No. CV-06-00025 NANYA TECHNOLOGY CORP. U.S.A., 4 5 Plaintiffs, DECLARATION OF SANTOS GARZA Ph.D., P.E. 6 V. 7 FUJITSU LIMITED and FUJITSU MICROELECTRONICS AMERICA, INC., 8 9 Defendants. 10 I, Santos Garza, hereby declare as follows: 11 12 My name is Santos Garza. I am over the age of 21 and am competent to make 1. 13 this declaration. All of the statements set forth herein are true and correct and are based on my 14 professional practice and personal knowledge. 15 I am a Technical Advisor for Shore Chan Bragalone LLP. I possess a Ph.D. in 2. 16 engineering, am licensed as a Professional Engineer, have twenty (20) years experience in 17 semiconductor technology at Texas Instruments, and teach semiconductor design and 18 manufacturing at the School of Engineering at Southern Methodist University. Additionally, I 19 am registered to practice in patent cases before the U.S. Patent & Trademark Office. As part of 20 21 my job responsibilities, I research the design, manufacture, and function of semiconductor 22 devices. 23 I personally reviewed the data sheet for Fujitsu part no. MB82DBS02163C-70L, a 3. 24 part I understand is incorporated into the Nintendo DS Lite. The data sheet, titled "MEMORY 25 Mobile FCRAMTM CMOS 32M Bit (2 M word X 16 bit) Mobile Phone Application Specific 26 Memory MB82DBS02163C-70L," describes the Fujitsu MB82DBS02163C-70L device as an 27

Calsas 4e: 01796 v e 0/3 66 70 22 6 W Doctorous anterior 6 to 15-37 5 Fille ideo 16 02 76 1/2 70 20 70 7 Page g te 71 of 6 f 73 7

"FCRAM" memory. FCRAM is known in the semiconductor industry as a specific type of Dynamic Random Access Memory or "DRAM," which is the same type of memory the Nanya patents-in-suit are directed toward. My understanding is independently confirmed by the 3 DENALI MEMORY REPORT issue 4 (May 2004), a publication often relied upon by practicioners in the semiconductor industry. A true and correct copy of the DENALI MEMORY REPORT is attached hereto as Exhibit A. I DECLARE UNDER PENALTY OF PERJURY UNDER THE LAWS OF THE UNITED STATES OF AMERICA THAT THE FOREGOING IS TRUE AND CORRECT. SIGNED ON THE **2** DAY OF JUNE, 2007 In Garza **SIGNATURE** PRINTED NAME

EXHIBIT A

May 2004-Volume 3, issue 4



Market Analysis and Trends in the Semiconductor Memory Industry

epor

emory

The same of the same of





The Detail Minnery Report 4 produced and discriminally Omiali Software, Law, Is histolieried free of charge in registroses on Deroit's web use, were aldernum com. This web site abor contains look asset of OMR and when properties it foresteen from Denial MemCon Continuous, alich were benedierliese peut is florien. Teken and San Jose,

in the OMR, senders will find memory market meson directations of market steads, produces and produce strategies of restring weathers alliances and columns inchined costs that and conjunior forancial performance. In each source we proceedings of supersists with in authoritin ingressed abspectation of interesting on the conference with the conference manegy, the contribe for the undustry or reclinical trends within his company's markets,

Densit Software, Inc. is the newfile leading provider or FDA mole and Sextic outlacted furthernal frageery (SIP) solutions the chip inequire specific integration, and residences. The open the discuss sphilas interface residentian solution for best 27.3 Express interfaces. Dentalis Parabaha 114 percluci provides designed with the highest quality colorism for producing a rather quarte shows a significance granter. MANC grapture has were set to the artisto religious yoursen the de factorindancy standard for modeling and sensitiving marriery during all pleases of draign and verification. Memory sekterion, memory commilies onliquencies, and memory system performance resignit are supported through Denisi's relise infrastructure at chiercury com. More than 100 curspanira worldwide use Details truth, rechanlegy, and services to dauga and worth complex clup insertaces for communication, consumer, and computer products. For more information, please rid (Dead) a word-maticom is contact Denal directly at 1659/ 461 7200, or math in Planet com-

In This Issue:

MEMORY INDUSTRY UPDATE

- 2 Memory Industry Outlook
- 3 Denali Corner
- 4 Denali News Releases, April and May '04
- 5 Denali at the 2004 Design Automation Conference 5
 - Network Memory Update
- 5 Low Latency DRAMs
- 8 **QDR SRAM Roadmaps**
- 10 Networking RAMs Future
- 10 Company Financials for 1Q04

INTERVIEW

1.3

The World's 2nd Largest Foundry: Providing SoC Solutions, DMR Interviews UMC's Vice President, Technical Staff, Tai Sheng Feng



Register now for Denoi's User's Group of DAC!

www.denali.com/dac2004.html

Monday, June 7, 2004 • 3:00pm-9:00pm San Brago Convention Center * DAC Rooms 31ABC, 32AB

mfo@denall.com

Deneti Software, Inc.

www.denell.com * www.midemory.com

Analyst: Lane Manon * Managing Editor: Jonah McLood • Production Designer: Alissa Wyttele Publisher: Kevin Sல்னர

2000 En la contrata de la consecución de por processor entratarion, en la configuración de manda de consecución de la consecución del consecución de la consecución de la consecución del la consecución Additional states of the control of

MEMORY INDUSTRY UPDATE

Memory Industry Outlook

Business continues to strengthen, but, as well, a prestive outdook does have its detractors. This suspiction, backed up by anecdotal data and a factual history of failed 'upparts' in the past several years, has continued to keep a lid on spending expansion of supply, and the 'go for the gusto' astitude of well spending and investment that eventually prevails, and, in so doing, plants the serch of every upparts's eventual demise.

The financial results for memory vendors in 1Q04, shown in the article below, were much, much better that 4Q03. Only a few laggards are still running ted, and most companies were firmly in the black, after three years of kasses, downtaining, and inffering. Midway through 2Q04, the outlook continues in he positive for memory vendor profits.

The mixed signals are coming from the PC matket, where various analysis are saying the market (1) will grow, (2) will be flat, or (3) will shrenk in 2004. For succ. some overburging in 4Q03 left inventories higher than hoped for or needed, and scavenged some sales from early in 2004 back into 2003. intel's new DDR2-supporting Grantsdale chipses is nowhere to be seen. Laptops and desktops continue to sell into a price-pressured environment where price, and not new features, is the driving force. But, communer digital is all the rage today, and is starting to drive a lot of alicon demand. Cell phones continue to be a strong market, and are today, about 40 percent as large a silicon market as computing, and devouring an increasing share of the inclustry's output. The superficial picture is hardly clear, but we continue to believe that the overall business is strengthening, and will continue to do so, against an increasingly uglat chip supply. One can even argue, that, like the US economy, we are already more than two years into a recovery, but were so deeply mired in economic weakness, that it takes a long time to grow chough to break through the surface and set new highs.


The most telling undicator, we feel, is leading edge foundry capacity. UMC and TSMC will us that they are both running £00 percent. of capacity or more. DRAM prices were up more than 20 percent in the part own munths, refilling inventories and adapting to the shift of large amounts of capacity to flash, PSRAM/SRAM, foundry and logic. freemably optimistic that the profit option war just around the corner for enose of three years, ORAM makers were slow to reallocate substantial amounts of their capacity away from the massive DRAM lesses they were suffering. But starting mid-2003, they DID have thermatives to shipping 4 \$2 bill with each DRAM. They started more PSRAM wafers for cell phones, CMOS image sensors िल एसी phones and other applications, and started taking in foundry for flash and logic. For those lucky enough to have an established position in NAND flash, they tried to quench the insurable thirst for bulk bits in dozens of consumer-media applications. Things have moved slowly, given the severity of the downturn, but the wheels have started to move, stabilizing priors and improving profitability.

Table 1. is our forecast (extending the WSTS database) for the coming year five quarters 'acrual' data from the SIA, and three quarters forecast from Denals:

		2,00	想法。這樣		8.1 0.9 4%	2004	3004	4004	Yr 200
DRAM	3482 5686584543	3472	4623	5112	5450	5850	5350	7500	24800
(Substantial)			190		112	790	820	860	3232
Floot P <u>ostos</u> e	227년 単紀紀紀初年22	241년 25일대학 - 2	3072	3973	3880	4200	4730	5080	17880
NOR			推過學習	MINE AND	2214	33 00 %	7440	2600	9594
NAND	The Australia				668	: 900	2250	2450	8255
	344 5 5	344	J. P. Garagi	49 .	362 ≗ .	386	480	430	1882
	R TE 1	5842	8705	10200	0464				
otal montes a s	6751	⇒ 2	arua	- A SIDA	10404	1 : (13:0)	12260	13820	4/5/4

Deneli Memory Report - May 2004















Denali Corner

Denali MemCon Boston is a Great Success On 1.5 May. Denali hossed its third Denali MemCon Boston at the Westford Regency in Westford, MA. This one-day event featured speakers from a dozen semiconductor industry companies. For the entire conference program and presentation see www.eMemory.com (clock "research").

The conference began with a keynose from Dr. Randall Isaac, Vice President of Strategic Alliances at IBM Technology Group. His witty and insightful talk described the quest for the universal memory and examined the potential for every contrivable memory technology including rotating disk drives: DRAM, SRAM, flash, and the numerous alternative memories vying to replace these commodity parts: MRAM, etc.

A talk by Larry French, Micron Technology's Computing and Consumer Group FAE Manager, detailed the evolution of DRAM memory for the latest computer designs, describing the performance advantages and enhancement offered by DDR2 versus DDR1 DRAMs. He also touched on the company's RLDRAM offering and concluded with a discussion of DIMM packaging.

Another highlight of the conference was a presentation by Pere Vogt. Principal Engineer at Intel, who described the industry's ranonale and madmap for the fully buffered DIMM (FB DIMM). The roadmap starts as a high-speed solution in servers with the FB DIMM populated with DDR1 memory components and migrates to the higher speed DDR2 and later devices over the test of the decade.

For ASIC designers saturgating with integrating their chips with the latest high-speed memory. Michael Ching, Product Marketing Manager of Rumbus and Masond Chamaty in technocal marketing at Artisan both detailed interface solutions for DDR2 memory in their individual


presentations. Concurrent with the conference. Rambus announced plans with Denali to jointly provide DDR memory system solutions (see the release below) and demonstrated their DDR interface running at 1.6GHz at their booth.

Lalitha Oruganti, Product Marketing
Engineer at Altera described her company's
Stratix II FPGA's ability to drive a DDR2
interface at 533Mb/s. At the Altera booth,
whe even had two demo boards populated
with Stratix EP1S40 FPGA with Le Croy
scopes connected that showed high-speed
data transfers for DDR1, DDR2, and
RLDRAM, running at 400Mb/s data rate.

Shigeo Ohshima, Sentor Manager, SoC Research and Development Center at Toshiha described his company's readmap for FCRAM and provided insight into the latest member of the family, FCRAMII+, for which a spec has now been finalized, as well as the newly emerging Rambus-initiated XDR high speed memory architecture. Michael Pearson, Director of Network Business at Samsung Semiconductor Inc. detailed the QDR consortium's latest offering the QDRIII—for the network equipment designers looking for the highest speed SRAMs available.

Engeno Chang, Senior Markering Manager at Infineon catried the torch for flash memory. His presentation provided a survey of NOR, NAND and Infineon's new Twin Flash offering, which plays in both NOR and NAND spaces. The presentation was complete with market data and competitive advantages and disadvantages for the varsous flash memory types.

Bill Wang of VeriSiticon presented an insightful view of the emerging China foundry market, labeling the players, defining the different ways business is done in Maintand China, and providing a view into the explosive market potential for consumer electronics in this emerging economic power. His charts on monthly wafer starts for the major China fabs were very informative, given the right expanity fabs worldwide are facing. Denali Memory Aeport + May 2004









The Denali team also did their part for the audience. Memory Market Analyst Lane Mason provided a memory market apdate, and pointed to consumer as a flash memory as drivers for memory growth this year. Still, he noted that PCs consume the lion's share of the DRAM market and account for about 90-95 percent of negabyte shipments.

Product Marketing Manager Vic Juneja Bescribed Denali's unique verification IP solution Memory Maker, Advanced Verification (MMAV) and how it models every class of memory made roday, with all these models—several thousand in ali-available online at Denali's waw. eMemory.com web site. Mike McKeon, Director of Surregle Products detailed Denali's Databahn product, a highly configurable, silicon-proven memory controller that can drive DDR2 memory at the high data rates today's memory systems demand. McKeon also cited Dacabahn's ability to reconfigure quickly to meet designers' changing design requirements from inception to silicon.

Denali News Releases, April and May '04 VeriSilicon and Denali Team to Deliver **DDR Memory Interface Solutions for** Chine-based Wafer Foundries (May 13, 2004) VeriSilican Holdings Co., Lid., the leading intellectual property (IP) and design service provider for China-based wafer foundries, and Denali Software today amnounced a partnership to provide silicon-proven memory inserface solutions for those foundness. This announcement is being made during Denali MemCon. the yearly torum for exchanging information about semiconductor memory and PCI fixpress rechnology, hosted by Denali, provider of electronic design automation (EDA) solutions for this interface design and ventication. (See the entire release at www.denati.com/ news_pr20040513b.html)

Rambus and Denali to Provide Complete DDR Memory Controller Design Solutions Enables Integration of Physical and Logic Layers, Reducing Risk and Improving Time to Market for Memory System Makers (May 13, 2004) Rambus and Denali announced plans to jointly provide ODR memory system solutions. Combining Rambus drop-in DDR interface cells with Denali's Databahn DDR controller IP provides thip designers with an integrated design environment that will reduce risk and improve time to market when developing and verifying DDR memory controller interfaces. (See entire press release at www.denali.com/news_pr20040513a.html)

Denali Launches PureSuite, First Comprehensive Verification Suite for Compliance, Interoperability of PCI Express Designs, Automated Solution Reduces Time, Risk Associates With Functional Verification (May 10, 2004) Denali introduced PureSuite 134, a comprehensive verification suite that exercises PCI Express designs and measures both compliance with the PCI Express specification and interoperability with other PCI Express designs. PureSuite, together with Denali's popular PureSpecim venification IP product, provides a completely automated solution for functional verification of PCI Express designs. The PureSuite product enables designers to dramatically reduce the time and risk associated with functional verification, a task which regularly consumes over 70 percent of the entire thip development cycle. (See entire press release at www. denali,com/news_pe20040510.html)

Denali Sublicenses Databaho DDR Controller IP Cores to IBM; IBM ASIC Customers to Access DDR1/DDR2 Controllers for 90nm and 130nm Copper (April 19, 2004) Denali announced it has signed an agreement enabling IBM to sublicense Denali's DatabahnTM IP to its ASIC customers, and for internal use on its own chip development efforts.

The agreement covers Databaha suconcry controder cores for ODRI and DDR2

Denali Memory Report • May 2004





technology on IBM's 90 nm Ca-08 and 130 nm Ca-11 processes. The flexibility of the Databaho memory controller to support multiple configurations and memory architectures is accomplished datough a synthesizable core. Support of high-performance applications is possible by hardening critical timing circuits such as Denail's proprietary Delay Compensation Circuity (DCC). (See entire press release at www.denail.com/news_pr20040419.html)

Denali at the 2004 Design Automation Conference

Denali Software will have a major presence at the 41° Design Automation Conference to be held at the San Diego Convention Center June 7 through 11. For more information on the conference click www.denali.com/dac2004.html. If you plan to attend please check out the activities listed below that Denali has planned.

- Denali DAC Booth/Demo Suize #1945;
 Schedule a meeting: Info@denali.com
- Densil Users Group Meetings
 Monday June 7, 3-9PM DAC Rooms
 31ABC, 32AB
 Register to attend: www.denali.com/dug/
- Denail DAC Party:
 Tuesday June 8, 8PM, On Broadway,
 615 Broadway
 Tickers: www.denail.com/dacparty.html

Network Memory Update

MemCon Boston provided us with the opportunity to update the market status of both the low latency DRAM, RLDRAM and FC Network RAM, and QDR SRAM. The market for both families of DRAM and SRAM have changed quite a lot with the steady terreat of the networking space to a business opportunity, but appears to have stabilized today as regards command suppliers to both the DRAM and SRAM amp. The roadmaps leading to higher densities and higher performance devices have also been clarified and extended.

Low Latency DRAMs

In the law latency DRAM (LLDRAM) marketplace, soday the market is divided between the FC Nerwork DRAM and the Reduced Latency (RL) DRAM. The FC Network DRAM (FCRAM) is supported by Toshiba and Samsung; the RLDRAM (First generation, RLI), is supported by Infineon and Micron; the RLII is supported only by Micron. FCRAM pioneer, Fujitsu, does not participates in the high density FCRAM market that are used in networking, but only has lower density FCRAMs used in cell phones for their low power attributes.

Both Samsung and Toshiba are shipping 288M FC Network DRAMs, while Toshiba announced its 576M FC Network DRAM in April 2004. Toshiba also announced its enhanced second generation FC Network RAM, FCH+, at this month's MemCan.

In our conversations with Denali customers, it has usually, but not universally, been the case that those companies looking at low latency parts like the RLDRAM datasheet better because of what they feel as its superior feature set and power. In addition, the comment is often made that the RL was designed specifically for the networking applications, while the FCRAM design was driven by a broader and fuzzier applications concept.

However, the relative turbulence in the RL roll-out, serring of the speed and hirring the spec with real-life silicon, has been problematic. RLI was announced in 4/01, hur there was no silicon until lare in the year, and even that which could be had had a hard time meeting the speed spec-No sooner than RLi started shipping than Rilli was defined and announced. sounds bridge a se notal Mills and a to RLDRAM originator Infincon. This roll-out also mok time, and infineous late 2003 withdrawal from the RHI camp was no help, either. Declining market opporrunness in the networking space made it tough to close anyone's business plan.

Denali Memory Report • New 2004





ado 2019

រូវមិនមេន

..... 66.55.441

The state of the s

the resident

多 "大麻"的"根

المنطقة المنطقة

> 27件 3. 生)

While pethaps not as 'glamorous' as RLDRAM, FCRAM was in face earlier to the market, relied on Fujitsu and Toshiha as dual sources. Toshiba and Fujitsu got many narly deagn wins, with real silicon in the more modern performance range—both on overall clock speed and rRC—against Influctor's difficulty in hirting in riming and silicon delivery rargets. Having Samsung join in added a credible supplier with good technology in place of Fujitsu, which was always considered a 'marginal' FCRAM and DRAM supplier.


Today, as shown in Figure 1 below. Toshiba has ambitious plans for furthering the FC Network RAM roadmap. They announced a 576M FC Network RAM in April, and clarified their FCH+ technical spec (rumored for many months) as the same time, 576M FC Network RAM H+ are scheduled for delivery mid-2005, with production for later in the year. Toshiba and Samsung work closely together on the FC Network RAM specs to ensure compatibility.

Toshiba's newly announced FCRAMII+ (Figure 2) offers high speed (400MHz clock), burst length of 2, 4 or 8, a single die for x9, x58 and x36 (which was another first generation LLDRAM issue for both FCRAM and RLDRAM, as unital offerings were both with and without parity bits and did not cover all widths that the marker needed).

On the REDRAM side. Micron has worked very hard against the addict burden of now being the only supporter of the REH roadmap. But. Micron has cultivated applications for REDRAMs outside the networking space, in such places to high-speed L3 caches, to enlarge the RE market and counter the shrinking LEDRAM market for networking alone.

Of special inferest in the RL madmap, as shown in Figure 3, are a few things.

Firm. Micron has plans to push the performance up to the STGHz clock range by 2006. Today, Micron is offering 400MHz RLDRAMs, which are as fast as the FC Network DRAM roadmap shows today. Although Micron (and its RL customers) are sensitive to the absence of an RLII second source. Micron continues to try to get this relationship in place, from among other DRAM suppliers and even those with




Densis Memory Report • May 2004










a different stake in the networking space, but not DRAM makers. They dain no loss of design win and interest in RLDRAM due to this lack of an alternate source for RLH.

ed fath Anythrough as

They also highlight the features of RL (companed to their reading of the FCRAM spec) in that RLDRAM has lower power, already offers a 1,5V operation option (vs. FCRAM's



- ☐ Fast 'RC (15ne-20ns)
- 2, 4, and 8-word burst
- ☐ Low bus turnaround
- Separate I/O for 100% utilization balanced R:W data flow
- 3 1.5V or 1.8V I/O
- On-die termination
- Growing infrastructure
 - Reference designs
 - Oenali, HSpica, IBIS, Verilog, VHOL, BSOL
 - Much more...

400MHz dock nowf

- Lowest system cost
- Lowest system power: <% of competition</p>
- Lowest signal count in multiplexed mode
- 400MHz, 533MHz, 750MHz and up to 1.1Gb in 2006





Corsell Memory Report • May 2004





funder consideration"], RL's separate 1/O advantage. Despite Micron's pull back from SRAMs, and especially the networking SRAM market—ZBT, QDR SRAMs, which they sold to Cypress has year, Micron scenis committed to investing and developing the RLDRAM market as a part of its non-commodity DRAM business thrust.

Micron and Infineon maintain a current RLDRAM website, www.rldram.com, which gives up-to-date presentations, technical articles and discussions, and development activities.

The low latency DRAM market has also been hindered by other changes and misconceptions that have been clarified over time, in addition to the more limited networking market opportunity faced by the networking majors for their own systems.

The low larency DRAM market was viewed and discussed as a 'derivative of the standard DRAM', implying that it could feed off the technical developments of the high-volume transfer DRAM roadmap. In fact it could not. It led the PC DRAM readings by perhaps so much as two years in performance, and broke new ground ahead of the volume PC DRAM-sometimes painfully. le moved to leading edge process geometries sooner. It had to deal with power problems sooner. And it needed to deal with high chock rates faster than the PC DRAM and more recarly as fast as graphics DRAMs (but ar higher densities, since GDDR only in the past year has offered 256M GODRs, while RL and FC started right off with 2010MHz+ clock spees or faster for RLI, which targeted 500MHz in its early datasheem).

The next issue, which has changed the marker-place for low buency DRAMs, is the fact that DDR1 and DDB2—standard PC DRAMs, have emerged as very high performance parts. One can get DDR1 DRAMs up to DDR 55%—2 275MHz raw clock speed. But more importantly, DDR2, for which DDR2-667 DIMMs can be had on the marker orday, had the other advantages of DDR2 over DDR2; power, on die termination, and other resources.

So, since some of the early low latency DRAM applications truly were only looking at the raw bandwidth, which they thought they could only get with a make LLDRAM, and not the low latency per se, they now had an widely sourced DDR2 part, which offered all the high bandwidth benefits and none of the higher-pricing, and cluttery madmap and uncertainties of the LL products. Besides, DDR2 did offer some improvement in 'natural latency', from about SSns for DDR1, down to 45ns—nothing like the <20ns tRCs for true LLDRAMs, but sometimes good enough for certain applications.

QDR SRAM Roadmaps

Since a year ago, many marginal QDR suppliers have pulled back on their efforts, and Signaria RAM proposents have either capitulated so the momentum of QDR, or withdrawn entirely. Cherall, the network SRAM market supplier base is down by half since 18-24 months ago, but seems rather stable unlay: Cypress, Samsung, IDT, Renesas and NEC.

On the SRAM side, the QDR camp is now shoted up as the earlier competition from SigmaRAM has faded. At Denali MemCon Boston. Samsung's Mike Pearson presented an update on QDR II and QDK III products, in which he spoke for not only Samsung but also the QDR consortium as a whole.

take the RLORAM, the QOR Consortium maintains a current website at www.

qdrwam.com which keeps users updated on the status of the market.

QDR II is today the mainstay QDR SRAM family being used, and is shown in comparison with QDRI in Figure 4 on page 9. These offer densities up to 36M and clock cases up to 250MHz, available from most of the QDR consortium members.

Summing's QDR roadmap shown in Figure 5 on page 9, extends their effort into the text generation QDR, QDR III, which is now being fully defined by the consortium: More density, higher clock rates.

Denah Memory Bapart • May 2004


denali

าผู้ผู้สะเฉยเหลื
`\$
្នក ស្តារីជាវិទ្ធិក្រុ
An ease
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
* 4
n- ári+i-
4.
All all Singles
٠.
1 5 6
1864 1864 1864 1864 1864 1864 1864 1864
_ 17aausig#
Se design
Sam Spatie
of one
of my care
37
fL.
場とも地
Heart and
3
المواقع المائة
114.74. ALS
1.1 Hara-Heim
14-14-12-12-12-12-12-12-12-12-12-12-12-12-12-
19 · · · · · · · · · · · · · · · · · · ·
THE ABOUT THE
e serie
Pro Care
Dakarakara Panggaran
, Market 254
in the second of
1000 (80-40) 1000 1000 (80-40) 1000
erini Terripulak
The Marchaeth The Shake The Amari That #
The Marchaeth The Shake The Amari That #
The Marchaeth The Shake The Amari That #
The Marchaeth The Shake The Amari That #
The Action of th
The Action of th
The Action of th
The Action of th

	9) 46Q km. HQ		
	QDR and QD	PR-II	
	Dasign lasus	GOR	QDR-II
(#Fa	Frequency Maximum	82: 187MHz 84: 200 MHz	B2: 250 AM-tg B4: 333 AM-tg
	Frequency Minimum	None	120 MHz
34	DEL	No	Yee
12	Initial Latency	1 clock cycles*	1 5 clock cycles*
	Clocks	No acho ciocles	Echo clooks
	Density	9Mb / 18Mb / 36Mb	18Mb / 36Mb / 72Mb+
	Power Supply	2.5V	1.89
		4	Constitution of the consti
		a 1 a	

It should be rosed here that most QDR suppliers also have companion DDR2 SRAMs of comparable of faster speeds, which are widely used in the networking marketplace—same

high speeds as QDR, but no separate BOs operating to independent clocks, as in QDRs. Samsung it probably the leader here in DDR2 SRAMs with 300-500MHz clocking.



Dentili Memory Report + May 2004







taking over the HS SRAM market from IBM, which held a resounding lead from 1996-2001 when HS SRAMs were driven mostly by the workstation and server caches market.

Networking RAMs Future

Both the QDR and LLDRAM marketplaces serve applications requirements that are inteachable with any assembly of standard DRAMs or SRAMs, and are therefore, permanent niches' not likely to be washed out by whatever good or had economics that niche RAMs often face. One can achieve the LLDRAM functionality with many Standard SRAMs, but only at a cost perhaps 10x that of the RL or FC Nerwork RAM; the dual-portions of QDR SRAMs is presty much out of reach for any standard compotent assemblage. The future reser with vendors designing to the network customer's changing roadmaps, perhaps adding some special functionality as a superset of the consortium's QDR standard, or being first to the next highest speed bin.

As we've discussed in earlier DMR enserviews, these networking parts have terribly long design-to-production lifetimes, which make it necessary for buch version and user to set their marketing plans, these product development budgets and expectations accordingly. These are not commodities. It takes longer to recover the initial investments (for versions) and the product lifetimes are far longer than traditional SRAMs and PC DRAMs. As


such, they are actually network ASIC memories, customized for a small group of users. Perhaps, then, as they have been rumored from time to time, these parts might be candidates for user-defined and user specified cataons "system specific memories," with all the proprietary features, restricted distribution and high-value-add system performance implied by that action. (The topic of 'custom memories' and 'user-defined' chips will be the topic of discussion in the next DMR.)

Company Financials for 1 Q04

Must companies reported their IQ04 results within the past 10 days, and those results are compiled in Table 2, below. Everyone except Micron, whose fiscal quarter leads the industry by one month, showed improved sending from the prior quarter; some, markedly so.

This time, the table shows the company detail with some summary data at the bottom: industry totals with and without Samsung, which recently has constituted 25 percent of memory industry sales and (net) all of its profits.

The profit trend lines are even more telling. Figure 6a shows the revenue for our set of memory makers once (Q03, and Figure 6b shows the profit (again, with and without



Denali Memory Report • May 2004


Lenali

The second second
de militaria
A STATE OF THE STA
garantia Banantian Banantian
The same of the sa

SENSING E

February 1276		Franklin fi	epra (a. 2004	Locking Butt	7 (31) Peril	er Poley
Control			Glange	Profits	4Q08 Profits	Chang
AMD Floor (Spansion)	1628	568	11 0%	14	.3	N),
			7.38	row*	11	0.03
Сургеня	254	738	7.6%	27	73	17.49
				·**	23	234.89
Infineen	797	769260 7 <u>.7</u> 50 1.	ा शास्त्र स्टाइटिंग्डिंग्ड है। -1,8%	16	72	
			30 gt	ji ji 🙀 🕳	-	78.34
Sandek	387	ās 'ūļĻ'∄ ™ ∯456 386	a hada skunda	, '', 's 's 's	0.9	1288.94
Dr Marc		46 A		54	36	-27,34
SST	भिन्निक्षेत्रविदेशकोष्ठियः (चेत्रव्यक्षित्रिक्षेत्रके ।	arear north greeking	Tigrama (Sila)	in Mark Att.	7, 7, 1	400.0%
a del Ministration de actor	i 04 ইউটাই নাইতেওঁতার, ১৮	95 ಕೇಶಕಾ ಂಚರ ೧೯೨	9.2%	14	9.1	56.0%
			19.64	Chia Hand	io#.	214.8%
Winbond	247 dr. t. ner i ditelamicin	239	3.3%	20.5	6.1	230.#%
		P. P. P. W.			:: . 33	. NM
Micron Contractions	90) (1107	10.5%	-38	1	NM
No.	200	***			25 - 118 55	72.8%
Powership	326	247	32.0%	100	46.9	104.5%
			24.00E		NA 1	NA
Rambou	32.5	32	0.3%	8,3	B.6	3.5%
			1.11		278	22.9K
		400			741	32,9%
Hymix	1226	1012	21,1% - 21,1%	303	889	NM
	100m	1064	aled He sive	in the second	97	NM*
Subtolal	25.62.0200 — perioda 2501 5	an-duran gand. 4878	7.3%	1060	245	NM
					1.7.3	44/61
Sun	15145	14454	613≥30 (13≥04); 4. 8%	3084% augiztyse (); 1983	401	389%





Densit Memory Report 1 May 2004





Samsung) since 1Q03. In case of the profits, we have taken the liberry of estimating comparable after eax profits for those companies for which we only had pretax or operating profits (those for which memories are a single product line in a larger company: AMD/Spansion, Samsung, ST Micto, etc.).

Most of the outlooks given in the analyst calls for 1Q were positive for 2Q04, and for the year, but were conched with hesitation that 'the picture was not entirely clear, and the future was unknowable.' We're all reading from the same rea leaves.

As with late 2003, it should be noted that Samsung, using any reasonable measure of the ear rate to be applied to its chip operaring profits, had a disproportionate share of the total industry's profits. Indeed, to update a table that we published six months ago, comparing Intel and Samsung's financial results (then, 3Q03, this time 1Q04), we find again that Samsung Electronics (which includes profitable display business and their leadership high-end cell phones) is comparable to latel, who has ridden the MPU/PC market for more than a decade:

One could argue that Intel could look much better if it would jettison its non-MPU businesses, but one has to be impressed that Samsung can look about as good as Intel, even at all their memory competitors are sloshing about in a bath. of mostly red ink. This is not monopoly profit, holding the competition at bay with patents, or marketing strength. It is low cost production, a product portfoliothat spans enough markets that there is always some that are higher margin than others, and considerable production againty to shift production, and give up market share in losing markets (e.g. commodity DRAMs), to exploit opportunities in growing and higher margin markets (e.g., NAND flash, RDRAM, UHS SRAMs). Oh. yes, they are leaders in large screen. flat panels and have a very strong position in tuil-featured call phones.

gia		
	The same	1
	The state of the s	
	And the same	
W.	P. SHEET THE	
	11 12 TH	
1119-0-4		
	A CONTRACTOR OF THE PROPERTY O	
	() () () () () () () () () () () () () (
i d	ST PH	
Ç	*	

Total Nes Profit	247 5 17 30	30 8% 21.4%	Toto: Net Profit	4 ()6 3,14	3617 2707	
	2476	30 3% 138 (198)	Total . : : : : : : : : : : : : : : : : : : :	4 (MS	3617	\$53. J 76
		30 a %	To tak	ન હામદ	3617	\$13. J. M
						26.39
	建建筑建 制	制度活用。	Office A P	0.70	172	6.7%
Other			Telecom	\$, 28	÷4 95	26.0%
Constitutionia	ns 219	20.6%	Capaye	0.84	724	35.41
Architecture			Serraconductor		1534	43.25
		P P				Margin Pot
			The second second	्ार्थस्	·(; 	
			Oliner, No. 1991	2.97	2560	
čotal r≓44aad es assasantii	8091 කාලපහ ඉදුරුම් මේදියා	नेद्रास्त्रतसम्बद्धाः । स्ट्रास्त्रतसम्बद्धाः ।	(Handsets)	4.81	3974	
				4.86		
Other Local Science Local	redorm N.A. a madification	ABSTALL TO TRACE	Displeyes A real State Not the state of the		2043	
				。	2324	
Architecture	7025	And an extra dispersion of	Sersionductor	4.12	3552	
de de la	A			CHEST .	Met	est of
Profes			阿斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯斯		كالمكتفية	रुपुष् -

Orma Satova - In

Lenali







연구하실 반물

INTERVIEW


The World's 2rd Largest Foundry: Providing SoC Solutions, DMR Interviews UMC's Vice President, Technical Staff, Tai Shang Fang

United Microelectronics Corp. of Hsia Chu, Taiwan is a leading global semiconductor foundry that manufactures advanced process ICs for applications spanning every major sector of the remiconductor industry. UMC delivers cutting-edge foundry technologies that enable sophisticated system-on-chip (SnC) designs, statuding 90mm copper, 0.13mm copper, embedded DRAM, and mixed segnal/ RFCMOS. UMC is a 300mm manufacmining leader with two advanced 300mm. fabs in operation. Fab 12A in Tainan, Taiwan has been in volume production for customer products since 2002 and is currently manufacturing the industry's most advanced 0.13um and 90nm products. Fab 12A's production capacity is expected to reach 20,000 wafers by the end of 2004. UMC's second 300mm fab, UMCi, is located in Singapore's Pasir Ris Wafer Park. This second-generation 300mm facility is now in pilot production, and is expected to ramp to 10,000 wafers per month by year and 2004. To get a better understanding of UMC, the Denah Memory Report interviewed Tai Sheng Feng, Vice Prosident, Technical Staff at UMC.

Denali Memory Report: UMC has announced an appressive wafer start expansion program. How will you boost capacity? More 300mm wafer starm?

Tai Sheng Feng. There are two major components of the plan. UMC's Capex for 2004 is on the order of \$2.1B. The majority of this investment—around \$0 percent—will be invested in our 300mm fab. The remaining 20 percent will be invested in optimizing our existing 8-in tabs and for R&D.

DMR: You're convinced that 300mm is the most productive manufacturing strategy?



TSF: That's correct. If you look at the example of DRAMs—Powerchip, a major Taiwan DRAM company being a good model, three years ago they were not prolitable. In the years since, they have shown dramatic improvement. A major reason for this change is that two years ago, they made major investments in 300mm manufacturing capacity and realized the resulting reduction in their cost structure. The same is true of finel, which in 2000 and 2001 made major investments in 300mm capacity, despite the economic downtum.

OMC also has made major investments in 300mm beginning in 1999 with a 300mm parmership with Hirachi. We decided that for future business growth this was a prudent path. In addition, we recently sequired a seventh Brian fab from Silicoti Integrated Systems Corp. in the Hsin Cha Science Pased Industrial Park, Instead of building a new fab, which would take F2 to 18 months to complete, an immediate way we saw to increase capacity was to purchase an existing fab. With SIS we acquired a customer as well as additional manufacturing capacity

DMR: It would appear from the SIS acquisition that Integrated Device Manufacturers (IDMs) would want UMC

Denali Memory Report + May 2004





沙沙 经证券

to take over their manufacturing capacity and concentrate on design. Is this something you expect other IDMs to do!

TSP: That's something we've certainly done in the past. Four years 250, UMC merged five companies into a single corporation from UMC, USC, UTEK, USI, and UICC. In Japan UMC acquired the Nippon Steel DRAM fab and convetted it into a profitable foundry operation. In the future if there is an opportunity that presents itself, we'll certainly consider it depending on our requirements. The SIS deal was favorable since UMC acquired a fully equipped fab through the issuance of 357 million new shares valued at approximately \$515 million, compared to \$1 billion or more to build a new fab.

DMR: Do you have a strategy for helping an IDM migrate from a fab to fab-lite to foundry?

TSF: No matter the business strategy of our sustomer-IDM, fabilite, fables-we work to fulful their foundry requirements. We don't have a formal program for migrating customer from owning a fab to fab-lite, to fabless. This strategy is the sale responsibility of our customers who are best able to indee their manufacturing requirements. If a foundry provides the lowest cost, and best in class service, the IDM will make the decision based on whether their value add is in design of manufacturing and will choose accordingly. The best example of a successful oursourcing strategy is Hewlett-Packard. Today, they focus on marketing and oursource the bulk of their PC manufacturing to Tarwan. If you're driven by providing the most cost-effective manufacturing for your customer, you will get market share.

Capacity Espainsion & Corporate Alliances

DMR: What is UMC's strategy (oward building fab capacity outside of Taiwan?

TSF: UMC has expanded outside of Tarwan. Besides our fab in Japan (UMCJ).

UMC has a 300-mm fab in Singapore, which by the end of the year will be producing tok wafers per month. With our international sales and product support offices of the U.S. and Europe we have the ability to serve our worldwide customers. The fabuare mostly here in Taiwan, but the customer support, marketing and sales is spread broadly into all major markets.

DMR: Was the Singapore fab a UMC investment or a partnership with others!

TSF: The fab was a joint venture investment among the Singapore Government's Economic Development Board (EDB), Infineon, and UMC. Six months ago Infineon decided to wishdraw from the investment to focus on DRAM. UMC guaranteed them production capacity and we acquired their share of the venture. EDB still owns a major stake in UMCi, though UMC has 85 percent controlling incress.

DMR: In what alliances are you engaged for new process development such as your past involvement with IBM? What's the status of these alliances today and your plans for the future!

TSF: The UMC-Infineon-IBM alliance you referred to was a pattnership to develop 0.13-micron process technology in 2000. Today, we're more focused on partnerships to enable successful right first time silicon SoC designs in the shortest time possible, not so much joint process development but time-to-market reduction methodology. This includes partnership with design companies, EDA tool varidors, and IP vendors. We also consider our customers as partners. We grow with our customers.

DMR: The capacity in the industry is rightest at the lower geometries: 0.13 and smaller. Will your investment strategy target these smaller geometries exclusively? Or will there be continued lavestment in larger geometries as well?

TSF: Most of our new investment will be for abunced precess technology in the smaller







ا الله المائل geometries. There is a simple reason for this. Our goal is to provide a total solution for SoC designs. In these designs, you will see increasing numbers of circums being integrated into a single chip. To make this cost effective, advanced technology is absolutely required.

The Future is System on Chip Designs

DMR: Could you explain UMC's SoC program?

TSF: To build a successful SoC component, three core competencies are required. You have to have manufacturing excellence—high yield, low cost per die, etc. Secondly, you have to offer the latest advanced process technology—for example copper interconnect. The third element that is demanded is intellectual property (IP). We have aligned ourselves with the major IP providers to ensure all the fundamental huilding blocks these IP vendors supply are available and silicon proven in UMC processes.

DMR: What do you consider the critical IP building blocks UMC needs to offer their customers?

TSF: It depends on the market segment you're addressing. We license the ARM

processor used in most wireless voice applications. We also license Rambus interconnect and memory technology. We are working with the top ten IP vendors to identify the key IP we need to provide in our advanced technology in the near future.


DMR: Dues UMC develop any of ks own IP?

TSF: We do develop our nwn process-sensitive IP. For example, we have developed a-fuse—electrical fuse memory—and A-to-D and D-to-A converters, all of which are sensitive to the semiconductor process. We also collaborate with partners to develop IP.

DMR: Have you developed your own SRAM, embedded DRAM, or embedded flash, or are these components you source from partners!

TSF: For embedded flash we work with a third party. For the 1T SRAM our partner is MoSys. However, we do build our own 6T SRAM memory.

DMR: You mentioned UMC developing advanced technology and cited copper as one example. What about other technology such as strained silicon, silicon-on-insulator (SOI), etc.?










- 長さな会議



TSF: Strained silicon's purpose is to enhance performance of circuit elements. We have a team looking at strained silicon and ways it can be used to enhance circuit performance. However, ultimately we develop the process rechnology our customers are going to require for their future products. Whatever it is we will work with our partners and customers to develop.

Partnering for Success

DMR: The strategy among foundry suppliers is to call their customer base to do more business with fewer customers as foundry capacity has grown tight. What is UMC's strategy in this regard?

TSF: Our strategy has always been to work with market leaders for each major market sector. By engaging with market leaders we are able to partner and grow with these customers over the long tun. If a customer with a modest volume product wants to use the latest process technology, any foundry would have to carefully evaluate the long-term benefit the customer's design might allord before engaging.

DMR: Who are the market leaders you're engaging with currently? What market segments do they address consumer, communications, computing, etc? TSF: The market segments demanding advanced technology include FPGAs, microprocessors, graphics controllers, and baseband circuits for cell phones. UMC is well aligned with the leaders in each of these segments.

DMR: These would include NVLDLA and Xilinx?

TSF: We have always been vocal about Kilina being our close partner for their advanced technology products. For other segments, we are also working with customers of the same caliber.

DMR: What's the status of UMC's 90nm process? Are you in production? How long have you been in production? When will your 65nm process begin to see wafer starts?

TSP: Our 90nm process is fully qualified and we have several customers already in pilot production. Our first successful silicon for customer products on 90nm was with Xilinx in March of 2003. We're currently engaging with over live customers to run our 90nm process. We are nursung 90nm on our 8-in as well as 300nm lines. As for our 65nm process, pilot production is scheduled for the middle of 2005 according to our production roadmap.





DMR: What is driving the demand for 90nm? Is it because designs are huge and require the smaller process for a smaller die, or is it for performance reasons? What is the major consideration for customers wanting 90nm?

our customers to them and they refer their customers to us. We are not in competition with them but have a mutually beneficial reliaionship. As you know, usday fab unlessions is 100 percent. Lacking additional capacity we refer our customers to our alliance paraner in China. We coordinate our business development with He Jian.

TSF: Customers are putting more features into their designs and for a larger design customers can maintain the same die size, thus providing a cost savings (per transistor) over building the same design in a larger process. Cost is the overriding factor and combining 90nm with 300nm wafers is a means of driving down the cost of a die.

DMR: Are there any other alliance partners you're using to offer additional capacity to your customers?

TSF: We're only working with He Jian currently. They have an aggressive expansion plan in place.



A Unique China Strategy

their pleas for Chinal

DMR: Commodity DRAM vendors have a limited product mix flowing through their fabs at any one time. A foundry has a much wider variety of product it has to accommodate. How many different types of products is it practical for a foundry to produce at any one time?



TSF: UMC has no current plans to expand into China. But, UMC has an alliance with He Jian Technology in the Suzhou region of China. They are producing at a man of 20k 8-in, waters a month. We refer

DMR: TSMC is making investments

in China. SMIC, who has become a

reador producer in China, is nearly as

large as Chartered. Chins is not to be ignored. What has UMC said about

TSF: Normally, we only concern ourselves with process technology not the different cypes of products flowing though the fab. A 0.18-micron CMOS process at our fab might have between 20 to 30 customers building product on this process. They are all using the same process flow.







	THE REAL PROPERTY.	理由 化中省第	为本品。	SAME.	- Adione
ab 68	88	86	86	86	86
	198		198	195	200
ab BC	90	90	96	98	105
		4 64	alia ar Gh aile in	. , 65,	72
eb BE	98	98	101	102	102
	er er	815	B	92	95
ab 8\$	0	Ö	O-	50	75
124			90:	1.20	127
nangesomunge. Ag btota l	672	577	711	820	862
	i o o		. "T" g 2.	27	60
OTAL	672	680	720	847	922







共和和的地位数

ing and the second seco



DMR: If a customer has a special process step requirement—high voltage or RF, how do you handle this requirement? Can you incorporate it into your flow?

TSF: Depending on the business potential for the special process step, we certainly will try to accommodate the request. You mentioned high voltage. We have worked with a design partner in the early stages to develop a high voltage process step addition. Today, there is strong demand for this capafulry. Three years ago when we made this investment, we were looking at the growing trend for flat panel displays to replace CRTs. These flar panel displays needed high volrage drivers, which we co-developed with our design partner. That market has become huge. When we see such high volume furtire denund we will work with our customers to accommodate process step additions.

Playing to Core Campetersies

DMR: What are UMC's core competencies that attract customers! In it fast time to market, low-defect density and high yield?

TSF: Our company's moute is "the foundry of choice." We like to think that when a customer chooses a foundry they think first of UMC. Why would customers make this choice? UMC has acquired knowledge in system design and architecture to provide a complete SoC solution to our customers. The process technology solution must be complemented by a silicon-proven design solution. To achieve this end we work with EDA vendors to get an effective design flow. We work with IP vendors to ensure their IP is optimized for the UMC process technology.

To explain it differently, you might consider why Taiwan-based companies can make the foundry business profitable. If you look at semiconductor companies in Karea and Japan, they build memories and consumer components but have never made a successful foundry business. Success in the foundry business ros only requires process technol-

ogy, it demands expertise in managing internally all the different customer parts being built at one time. Memories are simple, one common product being produced in very high volume. With a foundry there is a complex set of logistics controls that need to be in place to be successful. UMC has built this expertise over the past five years and we're good at what we do.

DMR: A 300mm wafer is very large and holds a large number of die. Do all your customers need this production capability or do you have methods of patting more than one design on the same wafer?

TDF: This capability of petring multiple designs on a single wafer is something done during sharde mas to reduce costs, but it's typically one customer doing different designs. It's a method for verifying their design and reducing mask costs. For volume production, the customer will rape out a dedicated mask set. As far as who needs 200 mm, the larger die-sized SoC designs will realize the greatest productivity gains, so we are migrating those designs first.

DMR: What about your strategy regarding structured ASICs.

TSF: Our fabless customers are not using structured ASIC. However, our partner Faraday is a fabless ASIC customer. The purpose of structured custom is to bridge between pure ASIC and FPGA to reduce the overall mask custs and time to market. We are working with Faraday to examine the potential business for UMC in this technology.

DMR: Where are the bulk of your leading edge technology design starts coming from!

TSF. For advanced process technology, our greatest demand is coming from customers in the U.S. for Graphics, FPCAs, etc. The leading companies are still in the U.S.

DMR: We would like to thank Mr. Feng for taking time to share his insights with m. Donald Memory Report - May 2004








go Bush Pe

NOTICE

Register now for Denali's Users Group at DAC!

www.denali.com/dac2004.html

Monday, June 7, 2004
San Diego Convention Center
3:00pm-9:00pm
DAC Rooms 31ABC, 32AB



Don't forget to visit us at DAC:

Booth & Demo Suite #1945

And, who could forget the Denail DAC Party:

www.denall.com/dacparty.html

fuesday dune 8, 2004
Starting at 8:00 PM
On Broadway, located in the Gastamp Quarter